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We design, characterize, and couple Boolean phase oscillators that include state-dependent feed-
back delay. The state-dependent delay allows us to realize an adjustable coupling strength, even
though only Boolean signals are exchanged. Specifically, increasing the coupling strength via the
range of state-dependent delay leads to larger locking ranges in uni- and bi-directional coupling
of oscillators in both experiment and numerical simulation with a piecewise switching model. In
the unidirectional coupling scheme, we unveil asymmetric triangular-shaped locking regions (Arnold
tongues) that appear at multiples of the natural frequency of the oscillators. This extends observa-
tions of a single locking region reported in previous studies. In the bidirectional coupling scheme,
we map out a symmetric locking region in the parameter space of frequency detuning and cou-
pling strength. Because of large scalability of our setup, our observations constitute a first step
towards realizing large-scale networks of coupled oscillators to address fundamental questions on
the dynamical properties of networks in a new experimental setting.
PACS numbers: 05.45.Xt, 64.60.aq, 84.30.Ng
I. INTRODUCTION
Collective behaviors in networks of coupled systems
have been thoroughly studied experimentally using me-
chanical, electronic, and optoelectronic setups [1–4].
Here, we describe a new dynamical system that is based
on autonomous logic circuits that can potentially be as-
sembled into a large-scale network for the study of col-
lective dynamics. Dynamical behaviors in networks, such
as synchronization, depend critically on the strength of
coupling of the nodes and hence the availability of an
adjustable coupling strength is key. However, defining
a coupling strength in the framework of autonomous
Boolean systems is difficult as they allow for the ex-
change of signals with only two Boolean levels (for exam-
ple “ON”/“OFF” or “1”/“0”). Therefore, the coupling
is restricted to all-or-nothing in most Boolean networks,
such as that described in our previous work [5]. As a
solution, we demonstrate here that an effective tunable
coupling strength can be implemented in an autonomous
Boolean system based on state-dependent delay.
Autonomous logic circuits have already been used to
build experimental networks of excitable and chaotic sys-
tems [5–8]. These networks—an experimental realization
of autonomous Boolean networks—evolve continuously
in time and display dynamics that are governed by the
network topology, the logic functions of each node, and
the link time delays [9, 10]. The dynamical states of
the nodes, on the other hand, take on Boolean values
so that interactions specific to the amplitude of the dy-
namics are usually considered not important. However,
in the experimental realization, non-ideal behaviors, such
as short-pulse rejection, can play a crucial role in certain
dynamical regimes [8].
We extend the framework of autonomous logic circuits
by realizing dynamical nodes with oscillatory behavior
and tunable frequency. Specifically, we describe the de-
sign of a Boolean phase oscillator that can switch be-
tween two free-running frequencies, similar to device de-
signs coming out of previous research on phase-lock loops
(PLLs) [11, 12]. The oscillator is a Boolean feedback
system with state-dependent feedback delay. We demon-
strate experimentally and numerically that such oscil-
lators can synchronize (phase-lock) in uni- and bidirec-
tional coupling schemes. In both cases, we map out do-
mains of synchronization in parameter space and demon-
strate that the difference in free-running frequencies is
analogous to a coupling strength encountered in tradi-
tional weakly coupled oscillators studied by the nonlinear
dynamics community [13].
II. DESIGNING A BOOLEAN PHASE
OSCILLATOR
A. Definition of phase oscillators and example of
physical realizations
A phase oscillator is a mathematical construction re-
sulting from the continuous one-to-one mapping of a limit
cycle in phase space onto the unit circle [13]. The phase
information of a square-wave oscillator can be extracted
directly from its scalar periodic time series V (t) by ei-
ther calculating the phase at rising and falling transi-
tions or by converting the time series into low-frequency
Fourier modes using a low-pass filter. Therefore, we refer
below to a periodic square-wave oscillator as a Boolean
phase oscillator (BPO) where the voltage alternates be-
tween two Boolean values. One type of BPO that can
be coupled to external signals using Boolean elements
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2is an all-digital phase-locked loop (ADPLL). These sys-
tems are widely used in digital communication to achieve
frequency multiplication and clock synchronization [11].
Based on these widely established PLLs, we design a
BPO that includes state-dependent time delay.
B. Boolean phase oscillators and phase-locked loops
(PLLs)
PLLs comprise three functional blocks: (i) a phase-
detector block, (ii) a filter block, and (iii) a controlled-
oscillator (CO) block. These three blocks are assembled
as shown in Fig. 1. The phase detector generates an
error signal that is proportional to the phase difference
between the output signal of the PLL and a reference
signal. The error signal is filtered before being applied
to the CO block, which adjusts its phase and frequency
[11].
Recently, advances in digital electronic systems have
spurred the development of all-digital PLLs (ADPLLs),
where all three blocks shown in Fig. 1 are realized with
electronic logic circuits [14]. The phase detector in AD-
PLLs typically generates N -bit numbers representing the
phase shift between the input and output signals. The
filter in ADPLLs is usually implemented with a digital
up-down counter that integrates the signal.
While there has been much effort in improving the
locking performance of PLLs, our goal here is to develop
a very simple, resource-efficient PLL design that allows
us to create large networks. In the following section, we
detail how to realize such a simple circuit.
C. Designing a simple Boolean phase oscillator
The design of our Boolean phase oscillator follows the
structure of three functional blocks shown in Fig. 1.
For the phase detection block, we use a two-input XOR
logic gate that is a single-bit digital phase detector [see
Fig. 2(a)] [11]. The waveform of the resulting error signal
Vc is shown in Fig. 2(b) for two Boolean input waveforms
of different phase and equal frequency. The error signal
satisfies Vc = VH (Boolean signal “1”) when the two in-
put signals have different Boolean values and Vc = VL
phase 
detector filter  
controlled 
oscillator 
input 
output 
FIG. 1: Graphical description of the three principal func-
tional blocks comprising a phase-locked loop (PLL).
(Boolean signal “0”) otherwise. This results in a pulse-
shaped waveform at the output of the phase detector
with a pulse width proportional to the phase difference
between the two inputs as highlighted in the figure. Note
that the XOR function does not give the sign of the phase
difference, only its absolute value.
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FIG. 2: (Color online) (a) Symbol of an XOR logic gate
that is used as a one-bit phase detector and its associated
look-up table. The low (VL) and high (VH) Boolean volt-
age are denoted by symbols “0” and “1” respectively. (b)
The error signal V0 ⊕ V1 resulting from the phase detector
with two phase shifted input signals V0 and V1 of frequency
f0 = f1 = 30.0 ± 0.1 (MHz). The phase difference is high-
lighted by shaded regions at a falling and a rising Boolean
transition. The waveform is obtained from an experimental
implementation on a field-programmable gate array (FPGA),
specifically the model Altera Cyclone IV EP4CE115F29C7,
which is used for all experimental implementations in this
paper.
The second block, the filter, is not explicitly imple-
mented in our design. Nevertheless, each logic gate
low-pass filters intrinsically the voltage generated by the
phase-detection block with a cutoff frequency related to
the gate propagation delay τLG = 0.275± 0.010 ns.
Finally, the CO block is based on a simplified design
proposed in Ref. [12] and consists of an inverter gate
with a state-dependent feedback delay. Specifically, it is
realized using one inverter gate, two series of n ∈ N and
n − k ∈ N cascaded buffer gates, and a Boolean switch
as shown in Fig. 3(a) and (b). In the resulting delayed
feedback system with negative gain, the dynamics has
a periodicity equal to twice the feedback delay because
it requires two inversions to recover the initial Boolean
state [15]. Therefore, the frequency of oscillation is
f(Vc) =
1
2τ(Vc)
, (1)
3where τ(Vc) is the state-dependent feedback delay that
depends on the control signal Vc. The cascaded buffer
gates implement two feedback delays τn−k = (n− k)τLG
and τk = kτLG. The feedback lines can also be realized
with cascaded inverter gates, but our choice of buffer
gates results in enhanced low-pass filtering (see Section
III.B for a detailed explanation). The switch, imple-
mented as a three-input logic gate with the look-up table
of a multiplexer, selects between the two feedback delays
τn−k and τn = τn−k + τk depending on the control signal
Vc, which results in a state-dependent feedback delay of
τ(Vc) =
{
τn = nτLG if Vc ≤ Vth,
τn−k = (n− k)τLG otherwise. (2)
Here, the integer k ≈ (τn − τn−k)/τLG is proportional to
the difference of the two possible values of the feedback
delay. When a constant control voltage of Vc = VL or
Vc = VH is applied to the CO, then it will oscillate at a
free-running frequency of fn = 1/2τn or fn−k = 1/2τn−k,
respectively.
The dynamics of the CO block is characterized by send-
ing an external signal of frequency fc = 60.0 ± 0.1 MHz
to the Vc port. Figure. 3(c) shows the external wave-
form, the resulting output voltage of the CO block V (t),
and the output voltages of the two delay lines Vm0(t) and
m1 m0
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FIG. 3: (Color online) (a) Construction of delay line τn with
a series of n cascaded buffers with individual propagation time
τLG. (b) Schematic of the CO block of our BPO. (c) Locking
of the CO block to an externally-generated control signal Vc
with frequency f = 60.0±0.1 MHz. Also shown are the output
waveform V and the signals from the delay lines that are
input to the switch Vm0 and Vm1. The parameters of the CO
block are n = 65 and k = 10. The gate propagation delay as
measured for buffer gates is τLG = 0.275± 0.010 ns
Vm1(t). These two signals are time shifted by the delay
τk so that Vm1(t) = Vm0(t+τk). In the figure, the output
voltage is V (t) = Vm0(t) [V (t) = Vm1(t)] when Vc = VL
[Vc = VH], which is due to the functionality of the switch
in the setup. As a result, a rising-edge Boolean transition
in Vc [highlighted with dashed lines in Fig. 3(c)] leads to
a positive phase shift, which triggers rising and falling
edges in the output voltage V (t). Therefore, switching
between the two feedback delays leads to frequency lock-
ing. For more details, see Ref. [12].
III. SYNCHRONIZATION OF BOOLEAN PHASE
OSCILLATORS
A. Unidirectional synchronization of experimental
Boolean phase oscillators and weak coupling analogy
By combining the phase detector from Fig. 2(a) with
the CO block from Fig. 3(b), we obtain the Boolean phase
oscillator (BPO). We use the BPO in the rest of the paper
to study synchronization of coupled oscillators.
We test the locking capabilities of the BPO with an ex-
ternal driving signal of frequencies fm. This setup, shown
in Fig. 4(a)-(b), can be interpreted as a master-slave con-
figuration, where two BPOs are coupled unidirectionally.
Here, the equivalent master BPO is an external function
generator, which provides finer frequency control of fm
than changing discretely (by adding or removing buffers
in the ring) the frequency of the master BPO.
In Fig. 4(c), we show the dynamics resulting from
the master-slave configuration. Specifically, we show the
phase-locked waveforms of the master and slave oscilla-
tor with frequencies fm = fs = 28.6± 0.1 MHz, and the
error signal Vc. Here, the dynamics of the BPO leads to a
constant phase shift between master and slave oscillator
that results in a pulsed signal Vc [similar to Fig. 2(b)].
The pulses in Vc provide the phase correction that allows
synchronization. The waveforms of Vs and Vc display fast
oscillations at the Boolean transitions, which are due to
unfiltered feedback between the phase detector and the
control port of the CO block.
We repeat the coupling experiment by tuning the fre-
quency of the master oscillator fm from 20 to 105 MHz
while keeping the parameters of the slave BPO un-
changed. We measure fs and calculate the ratio fm/fs
as a function of fm. This measurement leads to the so-
called devil’s staircase shown in Fig. 5(a) [13, 16]. In
the graph, synchronization regions with constant ratios
fm/fs are represented by horizontal plateaus—the stairs.
The most prominent synchronization regions are associ-
ated with integer ratios fm:fs = p:q with q = 1 and
p = 1, 2, 3. In the synchronization region 2:1, fm/fs 6= 2
for a narrow range of fm. This imperfection appears also
in numerical simulations as discussed below. Moreover,
many narrow fractional synchronization regions p:q exist.
4The widths of the synchronization regions—the
stairs—are known as the locking range U [12]. The
maximum theoretical locking range Umax can be deter-
mined, so that U ⊆ Umax with Umax = [fn, fn−k] for
the first integer synchronization region 1:1 with free-
running frequencies of the BPO fn and fn−k. Then,
the locking range is given by fm ∈ U1 ⊆ [fn, fn−k].
For integer synchronization regions of higher order p:1,
the frequency locking of master and slave is given by
fm = pfs. This leads to larger synchronization regions of
Up ⊆ [pfn, pfn−k]. In Fig. 5(a), we display the theoreti-
cal boundaries [pfn, pfn−k] with dashed lines. The figure
shows that the right theoretical locking boundaries are
not reached in the experiment.
The non-saturation of the right theoretical boundaries
in the p:1 synchronization region originates from the gen-
eration of the control signal Vc,ms with little frequency
filtering. Specifically, the right boundary corresponds to
large detuning between the frequency of the master oscil-
lator fm and and the free-running frequency of the slave
oscillator fn. Then, the control signal Vc,ms displays the
Boolean voltage VH for an increased time to allow for
greater frequency adjustment. However, this also results
in increased high-frequency oscillations due to unfiltered
feedback in the oscillator as discussed above and visible
in Fig. 4(c). These high-frequency oscillations decrease
the locking abilities when the frequency detuning is large.
To complete our analysis of the locking range, we also
measure them as a function of k. In Fig. 5(b), we map
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FIG. 4: (Color online) (a) Experimental setup of the master-
slave coupling scheme for two BPOs. (b) Construction of the
slave BPO comprising the CO block labeled (n, k) [see Fig. 3]
and an XOR-based phase detector (PD) block. (c) Waveforms
of the master oscillator (generated externally with waveform
generator Tektronix AFG3251) Vm of frequency fm = 28.6±
0.1 MHz, the output waveform of the slave oscillator Vs, and
the error signal Vc,ms = Vm ⊕ Vs. The parameters of the CO
block in the BPO are the same as the ones in Fig. 3.
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FIG. 5: (color online) (a) Experimental Devil’s staircase for
a BPO with k = 10 showing synchronization regions as hor-
izontal lines. For the three integer synchronization regions
fm:fs = 1:1, 2:1, and 3:1, the theoretical limits are shown
with red dashed lines. (b) Experimental Arnold tongues for
the three integer synchronization regions as a function of k
and the theoretical limits of the regions marked with red
dashed lines. Other Arnold tongues are not shown. Setup
and experimental parameters as in Fig. 3.
out the integer synchronization regions and their ana-
lytic boundaries as a function of k and fm. Here, the
system parameter k is proportional to the variability in
state-dependent delay τk = kτLG in the CO block. The
resulting synchronization regions, also known as Arnold
tongues [16], have a triangular shape that opens with
increasing k. The analytic boundaries corresponding to
pfn are shown with dashed lines. The Arnold tongues
are subject to experimental variation of ±3.5% due to
variations of gate propagation delays τLG that appear
in the experiment when implementing the oscillators
on different location on the electronic chip called field-
programmable gate array (FPGA) for different values of
k.
The increase of synchronization regions Up with k al-
lows to draw an analogy of k to the coupling strength
of phase oscillators because they display similar synchro-
nization regions that increase with the coupling strength
[13]. Therefore, we have shown that adjustable weak cou-
pling is possible in our BPO similar to the Kuramoto
model [17].
5The mechanism to generate the coupling is via state-
dependent delay as described in Section II.C. Specifi-
cally, the phase detector generates a high Boolean volt-
age Vc(t) = VH with a duration proportional to the phase
difference between the input periodic signal—generated
either by another oscillator or a signal generator—and
the output signal of the BPO. The signal Vc(t) induces
an increase in frequency of the BPO because the feed-
back delay switches to a shorter value. The magnitude
of the resulting frequency adjustment is proportional to
k. Therefore, larger values of k lead to a larger frequency
adjustment, which reduces the phase difference between
the state of the BPO and the external periodic signal.
This is analogous to the phase-correction mechanism en-
countered in theoretical models of phase oscillators [13].
B. Glass model for the Boolean phase oscillator
We reproduce quantitatively our experimental re-
sults with a phenomenological model given by a set of
piecewise-linear delay differential equations. This is an
extension to an approach by Glass et al. [10, 18] for the
description of genetic networks in the framework of au-
tonomous Boolean networks.
To model the master-slave setup, we describe the mas-
ter oscillator simply by a periodic continuous square wave
ym ∈ [−1, 1] with low and high Boolean values −1 and 1,
respectively. These Boolean values can be scaled to corre-
spond to the experimental Boolean voltages of VL = 0 V
and VH = 1.3 V. A BPO is described with continu-
ous variables and associated Boolean variables which are
both related via the threshold condition
X(t) = −1 if x(t) < xth; otherwise X(t) = 1, (3)
with x(t) a continuous variable, X(t) its Boolean coun-
terpart, and xth = 0 the Boolean threshold value for x(t).
In the original description by Glass et al. [18], each
logic gate is modeled by a piecewise-linear differential
equation. For the two delay lines in our setup that are
based on n buffers, this would result in n differential
equations only to represent the time delays. However, by
instead including a state-dependent delay that accounts
for the two delay lines in the CO, we can reduce the model
of the BPO to two delay differential equations given by
τxs x˙s = −xs + [¬Xs(t− τs(t))], (4a)
τys y˙s = −ys + [¬Xs(t− τs(t))], (4b)
where (xs, Xs) are continuous and Boolean internal vari-
ables associated with the time delay lines of the slave
BPO, (ys, Ys) are the variable associated with the out-
put of the slave BPO, ¬X = −X denotes the Boolean
inversion (NOT) operation, τxs , τys are the characteristic
timescales associated with first-order low-pass filtering,
and τs(t) is a state-dependent delay that we discuss in
detail below.
Equation (4a) represents the low-pass filtering effect
that results from the construction of the two delay lines
with cascaded buffer gates. The characteristic timescale
τxs associated with the filtering is different for rising and
falling transitions when measured for the CMOS-based
logic gates [19]. To account for this behavior, we in-
clude the following state-dependent switching condition
depending on rise and fall
τxs =
{
τLG/ ln 2 if xs(t− τs(t)) > 0,
(τLG/ ln 2) (1 + n∆τrf/τLG) if xs(t− τs(t)) ≤ 0,
(5)
with ∆τrf = 24 ± 2 ps the time difference between ris-
ing and falling transitions of a single logic gate. The
numeric value for ∆τrf is measured by propagating a pe-
riodic square pulse through n cascaded buffer gates that
constitute a delay line. The measured output signal is
changed according to Eq. (5) resulting in a alteration
of time difference between falling and rising transitions
by τLG/(ln 2)(n∆τrf/τLG). The accumulation of ∆τrf
produced by each logic gate results in pulse growth and
enhanced low-pass filtering.
This non-ideal pulse-growth effect leads to filtering
of high-frequency signals. Specifically, the Boolean-“1”
level of high-frequency modes extends until the whole
waveform is Boolean-“1” when propagating through the
cascaded buffer gates. In contrast, such a filtering ef-
fect is reduced in delay lines based on cascaded inverter
gates as their rise-fall asymmetry is inverted with every
logic operation. This results in the appearance of higher
harmonics in inverter-based ring oscillators [20].
The dynamics of the switch in the CO is modeled with
state-dependent delay according to the following condi-
tion
τs(t) =
{
τn if yc,ms(t) ≤ 0,
τn−k otherwise,
(6)
where yc,ms(t) = ys(t − τc,ms) ⊕ ym(t − τc,ms). The ad-
ditional delay τc,ms = 2τLG accounts for the time that it
takes for V to propagate through the phase detector and
reach the control port of the CO block (see also Fig. 1).
As a result, the delay switches between two values de-
pending on the error signal yc,ms generated by the XOR-
based phase detector [see Fig. 2(a) for the look-up table
of the XOR operation].
In contrast to Eq. (4a), Eq. (4b) has no rising-
falling asymmetry associated with the filtering as τys =
τLG/ ln 2 is constant. This is because its associated ex-
perimental voltage V is measured after the switch and
not after the delay lines that mainly contribute to the
asymmetry.
Figure 6(a) is a graphical illustration of the model of
the BPO in master-slave configuration. It is shown that
the state-dependent delay of the slave oscillator is driven
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FIG. 6: (color online) (a) Block representation of the mathe-
matical model for the master-slave setup. LPFx,y are low-pass
filters with time constants τx and time constant τy, respec-
tively. (b) Numerical simulation with parameters as in Fig. 3.
The variables ym, ys, and yc,ms are the model representations
of the experimental voltages Vm, Vs, and Vc,ms in Fig. 4(b).
The parameters are the same as in the experiment, see Fig. 3.
via the error signal yc,ms, which is implicitly included
in Eq. (6) as an XOR operation of the signal ys and
the output of the master oscillator ym. The resulting
variable xs is filtered by two different low-pass filters with
and without asymmetric rise and fall times. Negative
feedback results from the inverter gate.
The waveforms generated by numerical simulation of
the model are shown in Fig. 6(b). The control signal
yc,ms is obtained by low-pass filtering, similar to Eq. (4b),
the Boolean expression Ys(t−τc,ms)⊕Ym(t−τc,ms) where
Ym,s are the Boolean variables associated to continuous
variables ym,s. The model captures qualitatively well the
experimental measurements shown in Fig. 4(b). For ex-
ample, it exhibits similar fast oscillations at the rising
edge of output voltage of the slave BPO. With the model,
we can also generate the devil’s staircase and Arnold
tongues as shown in Fig. 7(a) and (b). We notice that the
simulations and experiments [compare to Fig. 5(a) and
(b)] agree quantitatively. The widths of the synchroniza-
tion region p:1 as a function of k differ only by 14% on
average.
C. Synchronization in a bidirectional coupling
configuration
To analyze the synchronization properties of BPOs
further, we now consider bidirectional coupling of two
BPOs. Figure 8(a) is a schematic of the experimen-
tal setup. The oscillators are coupled symmetrically,
i.e., the coupling strength k is identical in both oscil-
lators. The free-running frequency between the oscilla-
tors, on the other hand, is detuned by choosing param-
eters n1 = 65 and n2 ∈ {50, . . . , 80}, where n1 and n2
are proportional to the feedback delay in the two oscil-
lators. A difference of n1 and n2 of ∆n = n2 − n1 re-
sults in detuning of the free-running frequency of the two
BPOs of ∆f = ∆n/(2τLGn1n2). Besides varying the fre-
quency detuning, we also change the coupling strength
from k = 0 to k = 15.
Following the theoretical framework proposed in the
previous section, we model the bidirectional coupling
setup by a four-dimensional system of coupled differential
equations, according to
τx1,2 x˙1,2(t) = −x1,2(t) + [¬X1,2(t− τ1,2(t))], (7a)
τy1,2 y˙1,2(t) = −y1,2(t) + [¬X1,2(t− τ1,2(t))], (7b)
where (x1,2, X1,2) and (y1,2, Y1,2) are the pairs of contin-
uous and Boolean variables describing the two coupled
BPOs. Parameters τx1,2 , τy1,2 , τ1,2(t) are analogous to
τxs , τys , τs(t) in the previous section.
The two BPOs are considered to be synchronized when
the absolute value of the normalized beat frequency fb =
|f1 − f2| /
√
f21 + f
2
2 of the two BPOs is below 0.25%.
Coupled oscillators are generally expected to synchronize
under large coupling k and small frequency detuning ∆f
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FIG. 7: (color online) (a) Devil’s stair case and (b) Arnold
tongues from numerical simulations, similar to Fig. 5. The
parameters are the same as in Fig. 3.
7[13]. Here, we show that this general property also holds
for BPOs.
We analyze the synchronization properties in parame-
ter space (∆n = n2 − n1, k) of frequency detuning and
coupling strength. The experimental and numerical re-
sults are shown in Fig. 8(b) and (c). In both cases,
the synchronization region (white area) is V-shaped; it
is maximally extended for small values of ∆n and large
values of coupling strength k as expected for coupled
oscillators. Experiment and simulation agree quantita-
tively. We find that the slope associated with the linear
regression for the boundaries of the synchronization re-
gion differ approximately by 8%. Furthermore, outside
of the synchronization region, simulation and experiment
differ by less than 5%.
The border of the synchronization region can be ap-
proximated with a necessary condition on the coupling
strength for synchronization. Specifically, the coupling
strength has to exceed the detuning of the two BPOs, i.e.,
k ≥ |n2 − n1|. The resulting maximal border of synchro-
nization k = |n2 − n1| is shown in Fig. 8(b) and (c) with
dashed lines. However, this condition is not sufficient to
guarantee synchronization, similar to our considerations
for uni-directional coupling. Therefore, the triangle de-
limited by the dashed lines is not entirely filled by the
locking region. Interestingly, the analytic synchroniza-
tion region with bidirectional coupling has a symmetric
triangular shape different from the locking region for uni-
directional coupling [see Fig. 5(b)].
IV. CONCLUSIONS
Here, we propose a new experimental paradigm of
Boolean phase oscillators with state-dependent delays
that is a generalization of previous work on all-digital
phase-locked loops. This allows us to study experimen-
tally coupled oscillators using inexpensive digital elec-
tronic chips. In our autonomous digital design of the
oscillators, we realize a variable coupling strength based
on Boolean signals. We observe and analyze rich syn-
chronization phenomena similar to those encountered in
coupled phase oscillators, such as asymmetric and sym-
metric V-shaped synchronization regions in uni- and bidi-
rectional coupling schemes of two coupled oscillators, re-
spectively. Our study also contributes significantly to the
experimental investigation of state-dependent delay in a
physical system, which is of great current interest [21].
Recent advances in very-large-scale integration of digi-
tal electronics will allow us to coupled Boolean phase os-
cillators to networks that involve a large number of nodes.
As a result, the dynamical system introduced here will
play an important role in the future for the study of dy-
namics of large-scale complex networks experimentally,
such as chimera states and dynamical phase transitions.
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FIG. 8: (color online) (a) Setup of the of the two mutually
coupled oscillators. The coupling is realized with two directed
links of equal strength k. (b) Experimental and (c) numer-
ical synchronization plane in parameter space (∆n, k) mea-
suring the absolute value of the normalized beat frequency
fb for ∆n ∈ {−15, . . . , 15}, k ∈ {0, . . . , 15}, and n1 = 65
(n2 = n1+∆n). The frequency is color-coded; white color in-
dicates normalized beating frequencies fb < 0.0025. The red
dashed lines indicate the analytic synchronization boundary
k = |n2 − n1|. The parameters are same as in Fig. 3.
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